

www.ti.com

## DUAL SYNCHRONOUS STEP-DOWN CONTROLLER FOR **LOW VOLTAGE POWER RAILS**

### **FEATURES**

- High Efficiency, Low-Power Consumption, Shutdowns to <1  $\mu$ A
- Fixed Frequency Emulated On-Time Control, **Frequency Selectable From Three Options**
- D-CAP™ Mode Enables Fast Transient Response
- **Auto-Skip Mode**
- **Less Than 1% Initial Reference Accuracy**
- Low Output Ripple
- Wide Input Voltage Range: 3 V to 28 V
- Output Voltage Range: 0.76 V to 5.5 V
- Low-Side R<sub>DS(ON)</sub> Loss-less Current Sensing
- **Adaptive Gate Drivers With Integrated Boost** Diode
- Internal 1.2-ms Voltage-Servo Soft Start
- **Power-Good Signals for Each Channel With Delay Timer**
- **Output Discharge During Disable, Fault**


### **APPLICATIONS**

Notebook I/O and Low Voltage System Bus

### DESCRIPTION

The TPS51124 is a dual, adaptive on-time D-CAP™ mode synchronous buck controller. The part enables system designers to cost effectively complete the suite of notebook power bus regulators with the absolute lowest external component count and lowest standby consumption. The fixed frequency emulated adaptive on-time control supports seamless operation between PWM mode at heavy load condition and reduced frequency operation at light load for high efficiency down to milliampere range. The main control loop for the TPS51124 uses the D-CAP mode that optimized for low ESR output capacitors such as POSCAP or SP-CAP promises fast transient response with no external compensation. Simple and separate power good signals for each channel allow flexibility of power sequencing. The part provides a convenient and efficient operation with supply input voltages (V5IN, V5FILT) ranging from 4.5 V to 5.5 V, conversion voltages (drain voltage for synchronous high-side MOSFET) from 3 V to 28 V and output voltages from 0.76 V to 5.5 V.

The TPS51124 is available in 24-pin QFN package specified from -40°C to 85°C ambient temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP, PowerPAD are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	ORDERING PACKAGE PART NUMBER		PINS	OUTPUT SUPPLY	MINIMUM ORDER QUANTITY	ECO PLAN
40°C to 95°C	Plastic Quad	TPS51124RGET	24	Tape-and-Reel	250	Green (RoHS and
–40°C to 85°C	Flat Pack (QFN)	TPS51124RGER	24	Tape-and-Reel	3000	no Sb/Br)

<sup>(1)</sup> All packaging options have Cu NIPDAU lead/ball finish.

### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT	
		VBST1, VBST2	-0.3 to 36		
	Input voltage range	VBST1, VBST2 (wrt LLx)	-0.3 to 6	V	
		V5IN, V5FILT, EN1, EN2, VFB1, VFB2, TRIP1, TRIP2, VO1, VO2, TONSEL	-0.3 to 6		
	Output voltage range	DRVH1, DRVH2	-1 to 36		
		DRVH1, DRVH2 (wrt LLx)	-0.3 to 6		
		LL1, LL2	-2 to 30	V	
	rango	PGOOD1, PGOOD2, DRVL1, DRVL2	-0.3 to 6		
		PGND1, PGND2	-0.3 to 0.3		
$T_A$	Operating ambier	nt temperature range	-40 to 85	°C	
T <sub>stg</sub>	Storage temperat	Storage temperature range			
$T_{J}$	Junction tempera	ture range	-40 to 125	°C	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted

### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> <25°C	DERATING FACTOR	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
24-pin QFN <sup>(1)</sup>	2.33 W	23.3 mW/°C	0.93 W

<sup>(1)</sup> Enhanced thermal conductance by  $2 \times 2$  thermal vias beneath thermal pad.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply input voltage range	V5IN, V5FILT	4.5	5.5	V
	VBST1, VBST2	-0.1	34	
Input voltage range	VBST1, VBST2 (wrt LLx)	-0.1	5.5	V
	EN1, EN2, VFB1, VFB2, TRIP1, TRIP2, VO1, VO2, TONSEL	-0.1	5.5	
	DRVH1, DRVH2	-0.8	34	
	DRVH1, DRVH2 (wrt LLx)	-0.1	5.5	
Output voltage range	LL1, LL2	-1.8	28	V
	PGOOD1, PGOOD2, DRVL1, DRVL2	-0.1	5.5	
	PGND1, PGND2	-0.1	0.1	
Γ <sub>A</sub> Operating ambient temperature	e range	-40	85	°C



### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range, V5IN = V5FILT = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
I <sub>V5FILT</sub>	V5FILT supply current	V5FILT current, no load, EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.77 V, LL1=LL2=0.5V		350	700	μΑ
I <sub>V5INSDN</sub>	V5IN shutdown current	V5IN current, no load, EN1 = EN2 = 0 V			1	μΑ
I <sub>V5FILTSD</sub> N	V5FILT shutdown current	V5FILT current, no load, EN1 = EN2 = 0 V			1	μΑ
VFB VOL	TAGE and DISCHARGE RE	ESISTANCE				
$V_{VFB}$	VFB regulation voltage	FB voltage, skip mode (f <sub>PWM</sub> /10)		764		mV
		T <sub>A</sub> = 25°C, bandgap initial accuracy	-0.9%		0.9%	
$V_{VFB}$	VFB regulation voltage tolerance	$T_A = 0$ °C to 85°C <sup>(1)</sup>	-1.3%		1.3%	
	tolerance	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C^{(1)}$	-1.6%		1.6%	
V <sub>VFBSKIP</sub>	VFB regulation shift in continuous conduction	0.758-V target for resistor divider. See PWM Operation of Detailed Description <sup>(1)</sup>		758		mV
I <sub>VFB</sub>	VFB input current	VFBx = 0.758 V, absolute value		0.02	0.1	μΑ
R <sub>Dischg</sub>	VO discharge resistance	ENx = 0 V, VOx = 0.5 V, T <sub>A</sub> = 25°C		10	20	Ω
	N-CHANEEL MOSFET GA	TE DRIVERS				
D	DDV/III registeres	Source, V <sub>VBSTx-DRVHx</sub> = 0.5 V		5	7	Ω
R <sub>DRVH</sub>	DRVH resistance	Sink, V <sub>DRVHx-LLx</sub> = 0.5 V		1.5	2.5	Ω
<b>D</b>	DDVII manifelance	Source, V <sub>V5IN-DRVLx</sub> = 0.5 V		4	6	Ω
$R_{DRVL}$	DRVL resistance	Sink, V <sub>DRVLx-PGNDx</sub> = 0.5 V		1	2.0	Ω
_	Dood time	DRVHx-low (DRVHx = 1 V) to DRVLx-on (DRVLx = 4 V), LL = $-0.05$ V,	10	20	50	ns
T <sub>D</sub>	Dead time	DRVLx-low (DRVLx = 1 V) to DRVHx-on (DRVHx = 4 V), LL = $-0.05$ V,	30	40	60	ns
INTERNA	L BST DIODE					
V <sub>FBST</sub>	Forward voltage	$V_{V5IN-VBSTx}$ , $I_F = 10$ mA, $T_A = 25$ °C	0.7	0.8	0.9	V
I <sub>VBSTLK</sub>	VBST leakage current	VBST = 34 V, LL = 28 V, VOx = 5.5 V, T <sub>A</sub> = 25°C		0.1	1	μΑ
ON-TIME	TIMER CONTROL AND IN	TERNAL SOFT START,				
T <sub>ON11</sub>	CH1, 240-kHz setting	VO1 = 1.5 V,TONSEL = GND, LL1 = 12 V	440	500	560	ns
T <sub>ON12</sub>	CH1, 300-kHz setting	VO1 = 1.5 V, TONSEL = FLOAT, LL1 = 12 V	340	390	440	ns
T <sub>ON13</sub>	CH1, 360-kHz setting	VO1 = 1.5 V,TONSEL = V5FILT, LL1 = 12 V	265	305	345	ns
T <sub>ON21</sub>	CH2, 300-kHz setting	VO2 = 1.05 V, TONSEL = GND, LL2 = 12 V	235	270	305	ns
T <sub>ON22</sub>	CH2, 360-kHz setting	VO2 = 1.05 V, TONSEL = FLOAT, LL2 = 12 V	180	210	240	ns
T <sub>ON23</sub>	CH2, 420-kHz setting	VO2 = 1.05 V, TONSEL = V5FILT, LL2 = 12 V	120	150	180	ns
T <sub>ON(MIN)</sub>	CH2 On time	VO2 = 0.76 V, TONSEL = V5FILT, LL2 = 28 V	80	110	140	ns
T <sub>OFF(MIN)</sub>	CH1/CH2 Min. off time	LL = -0.1 V, T <sub>A</sub> = 25°C, VFB = 0.7 V		435		ns
T <sub>ss</sub>	Internal SS time	Internal soft start, time from ENx > 3 V to VFBx regulation value = 735 mV	0.85	1.2	1.40	ms

<sup>(1)</sup> Ensured by design. Not production tested.



## **ELECTRICAL CHARACTERISTICS (Continued)**

over operating free-air temperature range, V5IN = V5FILT = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO/LOC	SIC THRESHOLD					
V	\((\( \) \(	Wake up	3.7	4.0	4.3	V
V <sub>UV5VFILT</sub>	V5FILT UVLO threshold	Hysteresis	0.2	0.3	0.4	V
1/		Wake up	1.0	1.3	1.5	V
$V_{EN}$	ENx threshold	Hysteresis		0.2		V
I <sub>EN</sub>	ENx input current	Absolute value <sup>(1)</sup>		0.02	0.1	μΑ
		Fast <sup>(1)</sup>	V5FILT -0.3			V
$V_{TONSEL}$	TONSEL threshold	Medium <sup>(1)</sup>	2		V5FILT -1.0	V
		Slow <sup>(1)</sup>			0.5	V
	TONOCI input suggest	TONSEL=0V, current out of the pin <sup>(1)</sup>		1		μΑ
TONSEL	TONSEL input current	TONSEL=5V, current in to the pin <sup>(1)</sup>		1		μΑ
CURRENT	SENSE					
I <sub>TRIP</sub>	TRIP source current	VTRIPx < 0.3 V, T <sub>A</sub> = 25°C	9	10	11	μΑ
TC <sub>ITRIP</sub>	I <sub>TRIP</sub> temperature coeffficent	On the basis of 25°C <sup>(1)</sup>		4200		ppm/°C
$V_{OCLoff}$	OCP compensation offset	(V <sub>TRIPx-GND</sub> - V <sub>PGNDx-LLx</sub> ) voltage, V <sub>TRIPx-GND</sub> = 60 mV	0	10	mV	
V <sub>ZC</sub>	Zero cross detection comparator offset	VPGNDx-LLx voltage, PGOODx = Hi <sup>(1)</sup>		0.5		mV
$V_{Rtrip}$	Current limit threshold setting range	V <sub>TRIPx-GND</sub> voltage, all temperatures <sup>(1)</sup>	30		200	mV
POWER-G	OOD COMPARATOR	-1	1			
		PG in from lower (PGOODx goes hi)	92.5%	95%	97.5%	
.,	DO # 1 11	PG low hysteresis (PGOODx goes low)		-5%		
$V_{THPG}$	PG threshold	PG in from higher (PGOODx goes hi)	102.5%	105%	107.5%	
		PG high hysteresis (PGOODx goes low)		5%		
I <sub>PGMAX</sub>	PG sink current	PGOODx = 0.5 V	2.5	5.0		mA
T <sub>PGDEL</sub>	PG delay	Delay for PG in	400	510	620	μs
OUTPUT L	INDERVOLTAGE AND OVERVOLT	TAGE PROTECTION	1			
V <sub>OVP</sub>	Output OVP trip threshold	OVP detect	110%	115%	120%	
T <sub>OVPDEL</sub>	Output OVP prop delay			1.5		μs
\/	Outout IIVD trip through ald	UVP detect	65%	70%	75%	
$V_{UVP}$	Output UVP trip threshold	Hysteresis (recovery < 20 μs)		10%		
T <sub>UVPDEL</sub>	Output UVP delay		20	32	40	μs
T <sub>UVPEN</sub>	Output UVP enable delay	After 1.7 × Tss, UVP protection engaged	1.4	2	2.4	ms
THERMAL	SHUTDOWN					•
<b>-</b>	The amount of the state of the	Shutdown temperature <sup>(1)</sup>		160		
$T_{SDN}$	Thermal shutdown threshold	Hysteresis <sup>(1)</sup>		10		°C


<sup>(1)</sup> Ensured by design. Not production tested.



### **DEVICE INFORMATION**


### **TERMINAL FUNCTIONS**


TERMINAL //O			DECODINE
NAME	NO.	1/0	DESCRIPTION
DRVH1	21	- 0	Synchronous high-side MOSFET driver outputs. LL node referenced floating drivers. The gate drive
DRVH2	10		voltage is defined by the voltage across VBST to LL node flying capacitor.
DRVL1	19	0	Synchronous low-side MOSFET driver outputs. PGND referenced drivers. The gate drive voltage is
DRVL2	12	U	defined by V5IN voltage.
EN1	23		Channel 1 and channel 2 enable pins. Connect to 5 V or 3.3 V to turn on SMPS
EN2	8	'	Chairles 1 and chairles 2 chable pins. Connect to 5 v or 5.5 v to turn on sivil 5
GND	3	I	Signal ground pin
LL1	20	I/O	Switch node connections for high-side drivers return. Also serve as input to current comparators and input
LL2	11	1/0	voltage monitor for on-time control circuitry.
PGND1	18	I/O	Ground returns for DRVL1 and DRVL2. Also serve as input of current comparators. Connect PGND1,
PGND2	13	1/0	PGND2, and GND strongly together near the IC. Output discharge current flows through this pin, also.
PGOOD1	24		Power Good window comparator open drain output for channel 1 and 2. Pull up with a resistor to 5 V, or
PGOOD2	7	0	appropriate signal voltage. Current capability is 5 mA. PGOOD goes high 0.5 ms after VFB comes within specified limits. Power bad, or the terminal goes low, is within 10 μs.
TONSEL	4	I	On-time selection pin. See Table 1.
TRIP1	17		Over-current trip point set input. Connect resistor from this pin to GND to set threshold for synchronous
TRIP2	14	l	low-side R <sub>DS(on)</sub> sense. Voltage across this pin and GND is compared to voltage across PGND and LL at over-current comparator.
VBST1	22		Supply input for synchronous high-side MOSFET driver (Boost Terminal). Connect capacitor from this pin
VBST2	9		to respective LL terminals. An internal PN diode is connected between V5IN to each of these pins. User can add external Schottky diode if forward drop is critical to drive the MOSFET.
VFB1	2		SMPS voltage feedback inputs. Connect with feedback resistor divider.
VFB2	5	ľ	SWF3 voltage reedback inputs. Connect with reedback resistor divider.
VO1	1		Output connections to SMPS. These terminals serve two functions: On-time adjustment and output
VO2	6	'	discharge.
V5FILT	15	I	5-V power supply input for the entire control circuit except the MOSFET drivers. Connect RC low-pass filter from V5IN to V5FILT.
V5IN	16	I	5-V power supply input for FET gate drivers. Internally connected to VBSTx by PN diodes.





### **FUNCTIONAL BLOCK DIAGRAM**







### **DETAILED DESCRIPTION**

#### PWM OPERATION

The main control loop of the switching mode power supply (SMPS) is designed as an adaptive on-time pulse width modulation (PWM) controller. It supports a proprietary D-CAP Mode. D-CAP Mode uses an internal compensation circuit and is suitable for low external component-count configuration, with appropriate amount of ESR at the output capacitor(s). The output voltage is monitored at a feedback point voltage. The reference voltage at the feedback point is a combination of a fixed 0.750-V precision reference and a synchronized, precision 15-mV ramp signal. Lower output voltages in notebook systems (e.g., 1.05 V, 1.5 V) require extremely low output ripple. By providing a ramp signal, the TPS51124 is easier to use in low-output ripple systems. The combination of the precision ramp and reference yield an effective target reference of 0.758 V. The accuracy of this effective reference remains 1.3% over line and temperature.

At the beginning of each cycle, the synchronous high-side MOSFET is turned on, or becomes *ON* state. This MOSFET is turned off, or becomes *OFF* state, after the internal one-shot timer expires. This one shot is determined by the converter's input voltage, VIN, and the output voltage, VOUT, to keep the frequency fairly constant over the input voltage range; hence, it is called adaptive on-time control (see PWM Frequency and Adaptive On-time Control). The high-side MOSFET is turned on again when feedback information indicates insufficient output voltage, and inductor current information indicates a below-the-over-current limit condition. Repeating operation in this manner, the controller regulates the output voltage. The synchronous low-side MOSFET is turned on each *OFF* state to keep the conduction loss at a minimum. The low-side MOSFET is turned off when the inductor current information detects zero level. This enables seamless transition to the reduced frequency operation at light-load conditions so that high efficiency is kept over a broad range of load current.

### **LIGHT-LOAD CONDITION**

TPS51124 automatically reduces switching frequency at light-load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly and without increase of Vout ripple or load regulation. Detail operation is described as follows. As the output current decreases from heavy-load condition, the inductor current is also reduced, and eventually comes to the point that its *valley* touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side MOSFET is turned off when this zero inductor current is detected. As the load current is further decreased, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires the next *ON* cycle. The *ON* time is kept the same as that in the heavy-load condition. In reverse, when the output current increases from light load to heavy load, the switching frequency increases to the preset value as the inductor current reaches the continuous conduction. The transition load point to the light-load operation,  $I_{OUT(LL)}$  (i.e., the threshold between continuous and discontinuous conduction mode) can be calculated as follows;

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f} \times \frac{\left(V_{In} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(1)

where *f* is the PWM switching frequency.

Switching frequency versus output current in the light-load condition is a function of L, f, Vin, and Vout, but it decreases almost proportional to the output current from the  $I_{OUT(LL)}$  given in Equation 1.

It should be noted that in the PWM control path is a small ramp . This ramp is transparent in normal, continuous conduction mode and does not measurably affect the regulation voltage. However, in discontinuous, light-load mode, an upward shift in regulation voltage of about 0.75% will be observed. The variation of this shift minimally affects the reference tolerance. Therefore, the reference value in skip mode is 0.764 V  $\pm 1.3\%$  over line and temperature.



### **DETAILED DESCRIPTION (continued)**

#### **LOW-SIDE DRIVER**

The low-side driver is designed to drive high current low  $R_{DS(on)}$  N-channel MOSFET(s). The drive capability is represented by its internal resistances, which are 4  $\Omega$  for V5IN to DRVLx, and 1  $\Omega$  for DRVLx to PGNDx. A dead time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on. A 5-V bias voltage is delivered from V5IN supply. The instantaneous drive current is supplied by an input capacitor connected between V5IN and GND. The average drive current is equal to the gate charge at Vgs = 5 V times switching frequency. This gate drive current, as well as the high-side gate drive current times 5 V, makes the driving power that needs to be dissipated from TPS51124 package.

### **HIGH-SIDE DRIVER**

The high-side driver is designed to drive high-current, low  $R_{DS(on)}$  N-channel MOSFET(s). When configured as a floating driver, 5-V bias voltage is delivered from V5IN supply. The average drive current is also calculated by the gate charge at Vgs = 5 V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between VBSTx and LLx pins. The drive capability is represented by its internal resistances, which are 5  $\Omega$  for VBSTx to DRVHx and 1.5  $\Omega$  for DRVHx to LLx.

### PWM FREQUENCY AND ADAPTIVE ON-TIME CONTROL

TPS51124 employs adaptive on-time control scheme and does not have a dedicated oscillator on board. However, the part runs with pseudo-constant frequency by feed-forwarding the input and output voltage into the on-time one-shot timer. The frequencies are set by TONSEL terminal connection as Table 1. The on-time is controlled inverse proportional to the input voltage and proportional to the output voltage so that the duty ratio is kept as VOUT/VIN technically with the same cycle time. Although the TPS51124 does not have a pin connected to VIN, the input voltage is monitored at LLx pin during the *ON* state. This helps pin count reduction to make the part compact without sacrificing its performance.

Table 1. TONSEL Connection and Switching Frequency Table (Frequencies Are Approximate)

TONSEL CONNECTION	SWITCHING FREQUENCY				
	CH1	CH2			
GND	240 kHz	300 kHz			
FLOAT (Open)	300 kHz	360 kHz			
V5FILT	360 kHz	420 kHz			

### **SOFT START**

The TPS51124 has an internal, 1.2-ms, voltage servo soft start for each channel. When the ENx pin becomes high, an internal DAC begins ramping up the reference voltage to the PWM comparator. Smooth control of the output voltage is maintained during start-up. As TPS51124 shares one DAC with both channels, if ENx pin is set to high while another channel is starting up, soft start is postponed until another channel soft start has completed. If both of EN1 and EN2 are set high at a same time, both channels start up at same time.

### **POWER GOOD**

The TPS51124 has power-good output for both switcher channels. The power-good function is activated after soft start has finished. If the output voltage becomes within  $\pm 5\%$  of the target value, internal comparators detect power good state and the power good signal becomes high after a 510- $\mu$ s internal delay. During start- $\mu$ , this internal delay starts after 1.7 times internal soft-start time to avoid a glitch of power-good signal. If the feedback voltage goes outside of  $\pm 10\%$  of the target value, the power-good signal becomes low after 10- $\mu$ s internal delay.

Also note that if the feedback voltage goes +10% above target value and the power-good signal flags low, then the loop attempts to correct the output by turning on the low-side driver (forced PWM mode). After the feedback voltage returns to be within +5% of the target value and the power-good signal goes high, the controller returns back to auto-skip mode.



### **DETAILED DESCRIPTION (continued)**

#### **OUTPUT DISCHARGE CONTROL**

TPS51124 discharges the output when ENx is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO, and thermal shutdown). TPS51124 discharges outputs using an internal, 10-Ω MOSFET which is connected to VOx and PGNDx. The external low-side MOSFET is not turned on for the output discharge operation to avoid the possibility of causing negative voltage at the output. Output discharge time constant is a function of the output capacitance and the resistance of the internal discharge MOSFET. This discharge ensures that, on restart, the regulated voltage always starts from zero volts. In case a SMPS is restarted before discharge completion, discharge is terminated and the switching resumes after the reference level, ramped up by an internal DAC, comes back to the remaining output voltage.

### **CURRENT PROTECTION**

TPS51124 has cycle-by-cycle over-current limiting control. The inductor current is monitored during the *OFF* state and the controller keeps the *OFF* state during the inductor current is larger than the over-current trip level. In order to provide both good accuracy and cost effective solution, TPS51124 supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. TRIPx pin should be connected to GND through the trip voltage setting resistor,  $R_{trip}$ . TRIPx terminal sources 10- $\mu$ A Itrip current and the trip level is set to the OCL trip voltage  $V_{trip}$  as below.

$$V_{trip}(mV) = R_{trip}(k\Omega) \times 10 (\mu A)$$
 (2)

The trip level should be in the range of 30 mV to 200 mV over all operational temperatures. The inductor current is monitored by the voltage between PGNDx pin and LLx pin so that LLx pin should be connected to the drain terminal of the low-side MOSFET. Itrip has 4200 ppm/ $^{\circ}$ C temperature slope to compensate the temperature dependency of the R<sub>DS(on)</sub>. PGNDx is used as the positive current sensing node so that PGNDx should be connected to the source terminal of the low-side MOSFET. As the comparison is done during the *OFF* state, V<sub>trip</sub> sets the valley level of the inductor current. Thus, the load current at over-current threshold, I<sub>ocl</sub>, can be calculated as follows:

$$I_{ocl} = V_{trip}/R_{DS(on)} + I_{ripple}/2 = \frac{V_{trip}}{R_{DS(on)}} + \frac{1}{2 \times L \times f} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(3)

In an over-current condition, the current to the load exceeds the current to the output capacitor; thus, the output voltage tends to fall off (droop). Eventually, it ends up crossing the under-voltage protection threshold and shuts down.

### OVER/UNDER-VOLTAGE PROTECTION

TPS51124 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes higher than 115% of the target voltage, the OVP comparator output goes high and the circuit latches as the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

Also, the TPS51124 monitors VOx voltage directly and if it becomes greater than 5.75 V, the TPS51124 turns off the top MOSFET driver, and shuts off both drivers of the other channel.

When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 32  $\mu$ s, TPS51124 latches OFF both top and bottom MOSFET drivers, and shuts off both drivers of the other channel. This function is enabled after 1.7 times soft-start delay time, approximately 2 ms, to ensure start-up properly.

### **UVLO PROTECTION**


TPS51124 has V5FILT under-voltage lock-out protection (UVLO). When the V5FILT voltage is lower than UVLO threshold voltage, the TPS51124 is shut off. This is non-latch protection.

### THERMAL SHUTDOWN


TPS51124 monitors its own temperature. If the temperature exceeds the threshold value (typically 160°C), the switchers are shut off as both DRVH and DRVL at low; the output discharge function is enabled. TPS51124 is shut off. This is non-latch protection.



### **TYPICAL CHARACTERISTICS**









(1) The data of Figure 6-Figure 8 are measured from the Typical Application Circuit of Figure 25 and Table 2.






(2) The data of Figure 9–Figure 12 are measured from the Typical Application Circuit of Figure 25 and Table 2.





(3) The data of Figure 13-Figure 16 are measured from the Typical Application Circuit of Figure 25 and Table 2





### 1.05-V LOAD TRANSIENT RESPONSE




Figure 18.

### 1.5-V LOAD TRANSIENT RESPONSE





Figure 19.

1.05-V START-UP WAVEFORMS




t – Time – 500 μs/div

Figure 20.

(4) The data of Figure 17–Figure 20 are measured from the Typical Application Circuit of Figure 25 and Table 2





### 1.05-V DISCHARGE WAVEFORMS





Figure 21. (5)

Figure 22.

### 1.5-V DISCHARGE WAVEFORMS



t - Time - 1 ms/div

Figure 23.

(5) The data of Figure 21-Figure 23 are measured from the Typical Application Circuit of Figure 25 and Table 2



#### **APPLICATION INFORMATION**

### LOOP COMPENSATION AND EXTERNAL PARTS SELECTION

A buck converter system using D-CAP Mode can be simplified as shown below.




Figure 24. Simplifying the Modulator

The output voltage is compared with an internal reference voltage after divider resistors, R1 and R2. The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to keep the voltage at the beginning of each on cycle (or the end of off cycle) substantially constant. The DC output voltage may have line regulation due to ripple amplitude that slightly increases as the input voltage increase.

For the loop stability, the 0-dB frequency,  $f_0$ , defined in Equation 4 needs to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times \text{Co}} \le \frac{f_{\text{SW}}}{4}$$
 (4)

As  $f_0$  is determined solely by the output capacitor's characteristics, loop stability of D-CAP Mode is determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have Co in the order of several 100  $\mu$ F and ESR in range of 10 m $\Omega$ . These make  $f_0$  in the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have  $f_0$  at more than 700 kHz, which is not suitable for this operational mode.

Although D-CAP Mode provides many advantages such as ease-of-use, minimum external components configuration, and extremely short response time, a sufficient amount of feedback signal needs to be provided by an external circuit to reduce jitter level. This is due to not employing an error amplifier in the loop. The required signal level is approximately 10 mV at the comparing point (VFB terminal). This gives Vripple at the output node as shown in the following equation.

$$Vripple = \frac{Vout}{0.758} \times 10 \text{ [mV]}$$
 (5)

The output capacitor's ESR should meet this requirement.



### **APPLICATION INFORMATION (continued)**

The external components selection is much simpler in D-CAP Mode.

1. Determine the value of R1 and R2.

Recommended R2 value is from 10 k $\Omega$  to 100 k $\Omega$ . Determine R1 using the following equation.

$$R1 = \frac{\left(V_{\text{out}} - 0.758\right)}{0.758} \times R2 \tag{6}$$

2. Choose inductor.

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases the output ripple voltage, improves S/N ratio, and contributes to a stable operation.

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}}$$
(7)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated as follows.

$$I_{\text{IND(peak)}} = \frac{V_{\text{trip}}}{R_{\text{DS(on)}}} + \frac{1}{L \times f} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}}$$
(8)

3. Choose output capacitor(s).

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet the required ripple voltage indicated previously. A quick approximation is shown here:

$$ESR = \frac{V_{OUT} \times 0.01}{I_{ripple}} \approx \frac{V_{OUT}}{I_{OUT(max)}} \times 30 \text{ [m}\Omega]$$
(9)

### LAYOUT CONSIDERATIONS

Certain points must be considered before starting a layout using the TPS51124.

- Connect RC low-pass filter from V5IN to V5FILT, 1-μF and 3.3-Ω are recommended. Place the filter capacitor close to the IC, within 12 mm (0.5 inch) if possible.
- Connect the over-current setting resistors from TRIPx to GND, and as close as possible to the IC. The trace
  from TRIPx to resistor, and resistor to GND, should avoid coupling to high-voltage switching node.
- The discharge path (VOx) should have a dedicated trace to the output capacitor(s), separate from the output voltage sensing trace. Use 1,5-mm (60 mils) or wider trace, with no loops. Tie the feedback-current-setting resistor (the resistor between VFBx to GND) close to the IC's GND. The trace from this resistor to VFBx pin should be short and thin. Place on the component side and avoid vias between this resistor and the IC.
- Connections from the drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65-mm (25 mils) or wider trace.
- All sensitive analog traces and components such as VOx, VFBx, GND, ENx, PGOODx, TRIPx, V5FILT, and TONSEL should be placed away from high-voltage switching nodes such as LLx, DRVLx, DRVHx, or VBSTx nodes to avoid coupling. Use internal layer(s) as ground plane(s) and shield the feedback trace from power traces and components.
- Gather ground terminal of VIN capacitor(s), Vout capacitor(s), and source of low-side MOSFETs as close as
  possible. GND (signal ground) and PGNDx (power ground) should be connected strongly together near the
  IC. PCB trace defined as LLx node, which connects to source of high-side MOSFET, drain of low-side
  MOSFET and high-voltage side of the inductor, should be as short and wide as possible.
- In order to effectively remove heat from the package, prepare thermal land and solder to the package's thermal pad (PowerPAD<sup>™</sup>). Two by two or more vias with a 0,33-mm (13 mils) diameter connected from the thermal land to the internal ground plane should be used to help dissipation. Do **NOT** connect PGNDx to this thermal land underneath the package.



### **APPLICATION INFORMATION (continued)**




Figure 25. Typical Application Circuit

**Table 2. Typical Application Circuit Components** 

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C1	330 μF, 2.5 V, 15 mΩ	SANYO	2R5TPE330MF
C4	330 μF, 2.5 V, 18 mΩ	SANYO	2R5TPE330MI
L1, L2	1 μH, 2 mΩ	токо	FDA1254-1R0M
C3, C6	10 μF, 25 V	TDK	C3225X5R1E106
Q1, Q3	30 V, 13 mΩ	International Rectifier	IRF7821
Q2, Q4	30 V, 7 mΩ	International Rectifier	IRF8113





27-Feb-2008

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS51124RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS51124RGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS51124RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS51124RGETG4	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51124RGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
TPS51124RGET	VQFN	RGE	24	250	180.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51124RGER	VQFN	RGE	24	3000	346.0	346.0	29.0
TPS51124RGET	VQFN	RGE	24	250	190.5	212.7	31.8



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
    - See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.



### THERMAL PAD MECHANICAL DATA




RGE (S-PVQFN-N24)

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

### NOTES:

- 1) All linear dimensions are in millimeters
- 2) The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

# RGE (S-PVQFN-N24)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications				
Audio	www.ti.com/audio			
Automotive	www.ti.com/automotive			
Broadband	www.ti.com/broadband			
Digital Control	www.ti.com/digitalcontrol			
Medical	www.ti.com/medical			
Military	www.ti.com/military			
Optical Networking	www.ti.com/opticalnetwork			
Security	www.ti.com/security			
Telephony	www.ti.com/telephony			
Video & Imaging	www.ti.com/video			
Wireless	www.ti.com/wireless			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated